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A voltage dip is a momentary reduction of the rms
voltage at a customer position. Bollen [1] characterises a
voltage dip by a magnitude and a duration (0.5 – 30
cycles).   The voltage dips are caused by faults in the
utility distribution system and transported to all facilities
on the same distribution network.
Voltage dips are widely recognised as the main cause
of disturbances in production plants, equipped with
adjustable speed drives (ASD).  McGranaghan et al. [2]
show that the economic impact of the possible loss of
production due to voltage dips can be very high.   In
order to prevent tripping of an ASD during a dip,  the
immunity of drives should be taken into account during
the design stage of production plants.   This paper gives
the design engineers a helpful insight in the possible
ride-through ability of standard drives for induction
machines under typical load conditions.
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Fig. 1 shows the topology of an AC adjustable speed
drive.  It consists of three major parts: a diode rectifier, a
DC buffer link and a controlled inverter.
The behaviour of the ASD, during a supply voltage
dip, can be represented by an energy balance .
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Note that, if the symmetrical voltage dip is below the
DC-link voltage 8  , no energy is fed from the AC-
supply into the DC-link because of the reverse biased
diodes in the rectifier.
When analysing the energy balance, we can
determine three main parameters influencing the
behaviour of an ASD during a supply voltage dip of
duration W 	 ±W 
 :
• The DC-link capacitor &: determines the electric
energy (   stored in the DC-link;
• The load inertia - : determines the mechanical
energy (   stored in the rotating parts;
• The motor load profile 7

ω: the energy consumer.
In low-inertia systems, the discharge-rate of the
capacitor determines the survival-duration of the loaded
drive.  Typical values for the DC-link capacitor are
between 75 and 360 µF/kW [1].  Fig.2 shows the decay
of the DC-link voltage with such capacitor size under
constant power demand 3 as expressed in
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The energy-amount in a loaded capacitor is not
enough to drive the load longer than 1.5 periods, with a
DC-link undervoltage protection of 65% 8    8
  
.
If the DC-link voltage drops below the minimum voltage
protection level 8    , the inverter is inhibited and the
charging resistor 5 (Fig. 1) is activated, limiting the
charging current at return of the supply voltage.  If the
voltage is restored, before reaching the DC-link
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undervoltage protection, the transient behaviour is
mainly determined by the R-L-C combination in the
supply and DC-link.  Poor damping of this electrical
second order system results in a DC-overvoltage and a
peak supply current, at the re-entry of the supply voltage
after a dip.  This peak current  can cause severe stress on
the drive rectifier unit.
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Fig.3 represents a Matlab / Simulink discrete
model of an ASD with PWM-pulse control. The
dipgenerator feeds the rectifier with a three-phase
controllable power source.  A PWM-pulse generator
controls the switching pattern of the IGBT’s in the
inverter. The slip-speed controller generates the required
frequency and amplitude for the sine reference generator.
The U/f-ratio is kept constant over the overal speed
range. In order to simulate the behaviour of standard
induction motor drives under various load conditions,
one can select whether the load is function of time or
speed. Different voltage dip ride-through techniques, e.g.
kinetic buffering can be implemented in the model. Fig.
4 shows the RMS supply line voltage, the DC-link
voltage, the rotor speed, the load torque, the motor
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current and the electromechanical power delivered by the
motor. This model is used to analyse the behaviour of a
standard induction motor drive under different voltage
dips and load conditions.
7(676(783
An experimental test set-up is build to measure the
immunity of variable speed drives towards voltage dips
under different load profiles. Fig. 5 shows the
experimental set-up. It consists of four major parts: a
Fig. 2 ,QIOXHQFHRIFDSDFLWRUVL]HRQ'&OLQNYROWDJH
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3programmable power source, the adjustable speed drive,
the load machine and the load controller. A
programmable power source (3x5kVA) is used to
generate both balanced and unbalanced voltage dips
according to the IEC 61000-4-11 standard [3].  The EUT,
consisting of an adjustable speed drive with induction
motor (up to 11kW) is loaded by a torque controlled DC-
machine. Using a dSpace DS1103 PPC controller-
board, a Matlab / Simulink program is run to control
the test set-up in real-time. Speed and load torque are
measured to generate the necessary corrections,
according to the selected loading profile. With the real-
time user-interface ControlDesk, different load profiles
can be programmed in the controller. All signals are
isolated in order to protect the controller-card against
EMC, ground loops and overvoltages.
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Several standard induction motor drives have been
subjected to balanced and unbalanced voltage dips.  The
measurement results are compared to the simulation
results in order to prove the validity of the model.  Fig. 6
shows a voltage dip measurement of the transient
behaviour of a 4kW ASD under full load condition.
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The transition in slew rate of the DC-link voltage marks
the drive tripping point.
To represent the behaviour of drives under dip
conditions, voltage tolerance curves are used.  A voltage
tolerance curve divides the dip magnitude - duration
plane in a ride-through (pass) and a trip (fail) area.  The
only standard that currently describes how to measure
the voltage tolerance of three-phase equipment is IEC
61000-4-11. However, this standard does not mention
anything about voltage tolerance curves. Only some
discrete dips (depth and duration) should be measured to
define the voltage tolerance. Using these predefined
measurements, the voltage tolerance curve cannot be
constructed as not all measurements are pass-fail
transition points. On the test set-up, the depth and
duration of voltage dips were continuously changed in
order to define the limits of ride-through (voltage
tolerance).
Fig. 7 compares the simulated and measured voltage
tolerance curve for a 4kW ASD at full load (T = 25Nm).
If the remaining voltage during the dip is below the
undervoltage limit of the ASD, the drive will always trip.
The rectifier stops conducting and all energy has to be
taken from the capacitors.  As seen from Fig. 7, the drive
trips after 17 ms.
0 20 40 60 80 100 120 140 160 180 200
0
10
20
30
40
50
60
70
80
90
100
Voltage Tolerance Curve     [T = 100%Nom, n = 100%Nom]
Dip duration (ms)
U 
(%
No
m
)
T=100%Nom, n=100%Nom (SIMULATION)
T=100%Nom, n=100%Nom (MEASURED)  
UDC MIN=74.5% Nom           
PASS 
FAIL 
Fig. 7 9ROWDJHWROHUDQFHFXUYHN:7      Q      Fig. 6 9ROWDJHWROHUDQFHPHDVXUHPHQW
N:7      Q      
Fig. 5 ([SHULPHQWDOVHWXS
Mω
 ﬀ ﬁ ﬂ ﬃ
Tω
DC-DRIVEFREQ. OMVORMER M
3
LEM MODULES
IU-LEM
IV-LEM
IW-LEM Tref
3 x 400VAC
ω

φ
3 x 400VAC
DS1103 PPC Controller Board
 ! " # $ %
& ' ( ) *
SCHAFFNER
SCHAFFNER
SCHAFFNER
SCHAFFNER
SCHAFFNER
+ , -/. 0
1
, 2 0 3 .
(DIP GENERATIE)
enable
enable
T,ω
4By reducing the depth of the dip, one can find a
supply line voltage for which the drive does no longer
trip. Depending on the torque and speed conditions of the
machine, this value differs from the undervoltage
treshold level due to the ripple on the DC-bus voltage.
Fig. 8 represents the influence of the motor load on the
voltage tolerance curve.
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Considering a constant torque and reducing the speed
of the machine results in a decreasing power demand.
The ripple on the DC-bus voltage thus becomes smaller.
Fig. 9 shows that the operation at reduced speed
improves the immunity against voltage dips.
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The point on wave at which the voltage dip occurs,
also has an influence on the possible ride-through time.
Fig. 10 shows the influence of the dip start-time for a
three-phase balanced dip. For the same dip-duration, the
dash-dotted voltage curve trips and the solid curve
survives, due to a higher energy level in the DC-link at
dip-initiation.
Up to now, only balanced dips have been discussed.
In practice, however, unbalanced dips occur more
frequently.  Single-phase-to-ground (SPTG) faults do not
strongly affect the behaviour of an ASD (Fig. 11). The
three-phase rectifier acts as a single-phase rectifier. In
this case the DC-link can recharge every 10 ms from the
two remaining supply lines. Fig. 5 shows a simulation of
the DC-link with a SLTG fault (40ms) in the power
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
350
400
450
500
550
600
650
700
Motor 4kW  --  JL = 0.166 kg.m²  --  C = 660 µF
time [s]
DC
-
lin
k 
v
ol
ta
ge
 
[V
]
supply. At full motor load (4 kW), the DC-link voltage
never reaches the undervoltage protection level (UDC min
= 74.5%).
For a two-phase-to-ground (TPTG) fault, the
remaining line voltage at the rectifier equals the system
phase voltage. The maximum available DC-link voltage
is:
3
088 = (3)
If the undervoltage limit cannot be reduced under this
voltage level, the behaviour can be compared to a
balanced voltage dip. Fig. 11 shows a simulation of a
SPTG fault versus a TPTG fault.
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This paper introduces a test setup to obtain voltage
tolerance curves for ASD under different load
conditions.  Furthermore the measurement results are
verified with the simulation model.  Standard ASD are
very sensitive to voltage dips.  The main restriction is the
DC-link undervoltage protection level, defined by the
manufacturer.  It can be seen from Fig. 2 that increasing
the capacitor value is not a very effective way to improve
the ride-through time.
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5Further research and measurements will concentrate
on the improvement of the immunity of the ASD.  New
tolerance curves for ASD with kinetic buffering,  boost
modules and other ride-through equipment will help the
design engineer to choose the correct mitigation
equipment to reach the desired level of ride-through.
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